Logo Caen

VX1751

4/8 Channel 10 bit 2/1 GS/s Digitizer

Request a quote
Downloads

Features

  • 10 bit @ 2 GS/s (interleaved) or 1 GS/s
  • Analog input on MCX coaxial connector (50 Ω, single-ended)
  • 4-8 channels, 1-unit wide 6U VME64X module
  • 1 Vpp input dynamic range (0.2 Vpp on request) with programmable DC offset
  • Algorithms for Digital Pulse Processing:
  • Time-stamped Waveform and List
  • VME64X and Optical Link communication interfaces
  • Multi-board synchronization features
  • 16 programmable LVDS I/Os
  • Daisy chain capability
  • Compliant with CoMPASS, DPP-ZLEplus Demo Software, CAENScope, CAEN WaveDump, C and LabVIEW libraries
More info
3 Years Warranty
placeholder
placeholder

Overview

The CAEN Mod.VX1751 is a digitizer able to record waveforms along with performing advanced algorithms for online digital pulse processing (DPP) of charge integration and pulse shape discrimination with constant fraction timing and zero-length encoding.

Data is read by a Flash ADC, 10-bit resolution and 1 GS/s sampling rate (2 GS/s using half of the channels in DES mode*), which is well suited for fast signals as the ones coming from fast organic, inorganic and liquid scintillators coupled to PMTs or Silicon Photomultipliers, Diamond detectors and others. The acquisition can be channel independent and it is possible to make coincidence/anti-coincidence logic among different channels and external veto/gating. Multiple boards can be synchronized to build up complex systems.

In the case of DPP mode, data can be saved in time-stamped list mode to support higher input rates and improving the throughput performances.
Piled-up events can be rejected or saved for offline analysis. The acquisition in DPP mode is fully controlled by the CoMPASS software, which manages the algorithm parameters, builds, plots and saves the relevant energy, time, and PSD spectra. In the case of waveform recording mode, the user can take advantage of the CAENScope and WaveDump software to access and save the waveforms.

Libraries and demo software in C and LabView are available for integration and customization of specific acquisition systems.

The VX1751 comes in a VME64X form factor with 4/8 input channels (4 channels in case of DES mode*). The communication to and from the board is provided through the VMEBus and Optical Link interfaces.

(*) NOTE: DES mode is not available with DPP firmware

The VX1751 fits in the single-slot CAEN VME64X u-crate, which allows you to convert the VME digitizer into a desktop board for lab tests.

Technical Specifications

GENERAL

Form Factor: 1-unit wide, 6U VME64X
Weight: 535 g

ANALOG INPUT

Channels: 8/4 channels single-ended
Bandwidth: 500 MHz
Impedance: 50 Ω
Connector: MCX
Full-Scale Range: 1 Vpp (default); 0.2 Vpp (on request)
Offset: Programmable DAC for DC offset adjustment in the full range
Abs Max Rating: @1 Vpp: 3 Vpp (with Vrail max +3 V or –3 V for any DAC offset value)
@200 mVpp: 2 Vpp (with Vrail max +2 V or –2 V for any DAC offset value)

DIGITAL CONVERSION

Resolution: 10 bits
Sampling Rate:
1 GS/s (2 GS/s in DES mode)
Simultaneously on each channel
250 MS/s minimum by hardware down-sampling (see AN6308)

SYSTEM PERFORMANCES

ENOB: 9.04 (56 kS Buffer)
SINAD: 56.19 dB
THD: 70.2 dB
SFDR: 79.7 dB
SIGMA: 0.58 LSB rms (56 kS buffer, open input)

ADC CLOCK GENERATION

Clock source: internal/external
Onboard programmable PLL provides generation of the main board clocks from an internal (50 MHz local Oscillator) or external (front panel CLK-IN connector) reference

DIGITAL I/O
CLK-IN (AMP Modu II)
AC coupled differential input clock LVDS, ECL, PECL, LVPECL, CML (single ended NIM/TTL available by CAEN adapter)
Jitter <100 ppm requested

CLK-OUT (AMP Modu II)
DC coupled LVDS output clock for multi-board synchronization
TRG-OUT (LEMO)
Local trigger digital output
NIM/TTL, Rt = 50 Ω

TRG-IN (LEMO)
External trigger digital input
NIM/TTL, Zin = 50 Ω
S-IN (LEMO)
SYNC/START front panel digital input
NIM/TTL, Zin = 50 Ω
ACQUISITION MEMORY

1.835 MS/ch (1.9 ms @ 1GS/s) or 3.6 MS/ch in DES mode (1.9 ms @ 2GS/s); 14.4 MS/ch (15 ms @ 1 GS/s) or 28.8 MS/ch in DES mode (15 ms @ 2 GS/s) divisible into 1 ÷ 1024 buffers
Independent read and write access
Programmable event size and pre/post-trigger

TRIGGER
Trigger Source
Self-trigger: channel over/under threshold for either Common or Individual (DPP only) trigger generation
External-trigger: Common by TRG-IN connector
Software-trigger: Common by software command

Trigger Propagation
GPO digital output
Trigger Time Stamp
Waveform Recording: 31-bit counter, 16 ns resolution, 17 s range; 48-bit extension by firmware
DPP-PSD: 48-bit counter, 1 ns resolution, 78 h range; 10-bit and 1 ps fine time stamp with digital CFD
DPP-ZLEplus: 31-bit counter, 16 ns resolution, 17 s range; 48-bit extension by firmware
SYNCHRONIZATION
Clock Propagation
Daisy chain: CLK-IN/CLK-OUT connectors
One-to-many: clock distribution from DT4700 on CLK-IN connector
Clock Cable delay compensation
Acquisition Synchronization
Sync Start/Stop through digital I/O (S-IN or TRG-IN input, TRG-OUT output)
Trigger Time Stamp Alignment
By S-IN input connector
ADC & MEMORY CONTROLLER FPGA

Four Altera Cyclone EP3C16 (one FPGA serves 2 channels)

ANALOG MONITOR
  • 12 bit/125 MHz DAC FPGA controlled output with four operating modes:
  • Test Waveform: 1 Vpp test ramp generator
  • Majority signal: proportional to the number of channels under/over the threshold (steps of 125 mV)
  • Memory Occupancy signal: proportional to the Multi-Event Buffer Occupancy (1 buffer ~ 1 mV)
  • Voltage level: programmable output voltage level
LVDS I/O
  • 16 general-purpose LVDS I/Os controlled by FPGA
  • Busy, Data Ready, Memory Full, Individual Trg-Out and other functions can be programmed
  • An Input Pattern from the LVDS I/Os can be associated to each trigger as an event marker
COMMUNICATION INTERFACE
VME
VME 64X compliant
Data transfer mode: BLT32, MBLT64 (70 MB/s using CAEN Bridge), CBLT32/64, 2eVME, 2eSST (up to 200 MB/s)
Optical Link
CAEN CONET proprietary protocol, up to 80 MB/s transfer rate
Daisy chainable: it is possible to connect up to 8 ADC modules to a single Optical Link Controller (Mod.A2818/A3818/A4818)
FIRMWARE
Waveform Recording Firmware
Free firmware for waveform recording

Upgrades
Firmware can be upgraded via Optical Link or VMEBus
DPP Firmware
Paid firmware for Digital Pulse Processing: DPP-PSD and DPP-ZLEplus
SOFTWARE

Libraries: General-purpose C and LabVIEW Libraries
Readout Software: CAEN WaveDump, CAENScope, CoMPASS, DPP-ZLEplus Demo software
Configuration Tools: CAEN Upgrader for Firmware upgrade, Direct Register R/W, Example codes

POWER CONSUMPTIONS

6.5 A @ +5V; 200 mA @ +12V, 300 mA @ -12V

Compare

Compare with Digitizers.

Loading...

Accessories

AI2700
Optical Fiber Series
A654
Cable assembly LEMO 00 male to MCX male – 1 m
A659
Cable assembly BNC male to MCX male – 1 m
A317
Cable assembly for Clock distribution 3-pin AMPMODU IV female terminations – 18 cm / 25cm
A318
Adapter for Clock signal FISCHER S101A004 male to 3-pin AMPMODU IV female – 10 cm
A316
Cable assembly 2.54mm 2-pin header female - 5 cm
A952
Cable assembly 2.54mm 34 pin female to 2.54mm 34 pin female - 50 cm
A953
Cable assembly 2.54mm 34 pin female to two 2.54mm 34 pin female – 50 cm
A954
Cable assembly 2.54mm 34 pin female to two 2.54mm 16 pin female - 50 cm
Digitizers Input Range Personalizations
Digitizers Input Range Customizations

Ordering Options

Code Description
WVX1751BXAAA VX1751B - 4/8 Ch. 10 bit 2/1 GS/s Digitizer: 3.6/1.8MS/ch, EP3C16, DIFF  (Obsolete)
WVX1751CXAAA VX1751C - 4/8 Ch. 10 bit 2/1 GS/s Digitizer: 28.8/14.4MS/ch, EP3C16, SE   RoHS
WVX1751XAAAA VX1751 - 4/8 Ch. 10 bit 2/1 GS/s Digitizer: 3.6/1.8MS/ch, EP3C16, SE   RoHS

Need more help? Talk to us

Products promotions

Contacts

Great to have you back!

Forgotten password?
New Here? Create a MyCAEN account.