 |
 |
2 Channel 12bit 250 MS/s Digitizer |
Coming Soon |
|
|
|
|
|
| Tentative Data |
|
- 2 channel
- 12 bit 250 MS/s ADC
- 2 Vpp input dynamics
- MCX input (50 Ω, single ended)
- 16-bit programmable DC offset adjustment (±1 V)
- Trigger Time stamps
- Memory buffer: 1.25 MSample/ch (5 ms Max recorded time)
- FPGA for real-time data processing
- Programmable event size and pre-post trigger adjustment
- Zero Suppression and Data Reduction algorithms
- Libraries, Demos (C and LabView) and Software tools for Windows and Linux
|
|
|
 |
|
|
|
|
Overview |
|
The Mod. P7720 is a PCI Express 1.1 card housing a 2 Channel 12 bit 250 MS/s Flash ADC Waveform Digitizer with 2 Vpp dynamic range on single ended MCX coax. input connectors.
The DC offset adjustment (range ± 1V) on each channel by 16bit DACs allows a right sampling of a bipolar (Vin=± 1V) up to a full positive (Vin= 0 ÷ +2V) or negative (Vin= 0 ÷ -2V) analog input swing without losing dynamic resolution.
The module features a front panel clock In and a PLL for clock synthesis from internal/external references. The data stream is continuously written in a circular memory buffer. When the trigger occurs, the FPGA writes further N samples for the post trigger and freezes the buffer that can be read via USB or optical link. The acquisition can continue without dead time in a new buffer.
Each channel has a SRAM memory buffer (1.25 M Samples/ch) divided in buffers of programmable size (1 - 1024). The readout (from USB or Optical link) of a frozen buffer is independent from the write operations in the active circular buffer (ADC data storage).
Zero suppression and data reduction algorithms allow substantial savings in data amount readout and processing, rejecting samples smaller than programmable thresholds.
Mod. P7720 supports multi-board synchronization allowing all ADCs to be synchronized to a common clock source and ensuring Trigger time stamps alignment. When synchronized, all data will be aligned and coherent across multiple P7720 boards.
The trigger signal can be provided via the front panel input as well as via the software, but it can also be generated internally with threshold auto-trigger capability
P7720 supports transfer rate of 80 MB/s.
CAEN provides also for this model a Digital Pulse Processing firmware for Physics Applications. This feature allows to perform on-line processing on detector signal directly digitized. P7720 is well suited for data acquisition and processing of signals from scintillators/photomultipliers or SiPM detectors, implementing function functionalities of a digital Charge-to-Digital Converter
|
|
|
| © 2000 - 2010 CAEN S.p.A. All rights reserved. |
|
|
|
